View MAX4598CAPT_5456612.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

for free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. for small orders, phone 1-800-835-8769. general description the max4598 low-voltage, cmos analog ic is a con- figurable single-ended 8-to-1/differential 4-to-1 multi- plexer. in addition to the input channels, both v+ and gnd can be switched to the output channels, enabling the supply voltages to be monitored. the max4598 operates from a single +2.7v to +12v supply or from dual ?v supplies. the device has low on-resistance (75 max) and ttl-compatible logic inputs from either ?v or a single +5v supply. each switch can handle rail-to-rail analog signals. the max4598 has two modes of operation: as a standard multiplexer and as a ?atchable?multiplexer where the address lines are strobed. the off-leakage current is only 0.1na at t a = +25? and 2na at t a = +85?. esd protection is > 2kv per method 3015.7. the max4598 is available in small 20-pin ssop, so, and dip packages. applications adc systems battery-operated equipment test equipment avionics audio-signal routing networking features ? v+ and gnd can be switched to the output channels ? 75 (max) on-resistance ? single-ended or differential operation ? 2pc (typ) charge injection ? latched or unlatched operation ? ttl-compatible logic inputs at ?v supply ? handles rail-to-rail analog signals max4598 low-voltage, combination single-ended 8-to-1/differential 4-to-1 multiplexer ________________________________________________________________ maxim integrated products 1 20 19 18 17 16 15 14 13 1 2 3 4 5 6 7 8 12 11 9 10 gnd a2 a3 no8 no6 no7 no5 en latch nlatch no4 ao a1 comb v- no1 no3 no2 coma v+ max4598 logic decoder 19-1385; rev 0; 10/98 part max4598cap max4598cwp max4598ccp 0? to +70? 0? to +70? 0? to +70? temp. range pin-package 20 ssop 20 wide so 20 plastic dip * contact factory for dice specifications. pin configuration/functional diagram ordering information max4598c/d max4598eap -40? to +85? 0? to +70? dice* 20 ssop max4598ewp max4598epp -40? to +85? -40? to +85? 20 wide so 20 plastic dip rail-to-rail is a registered trademark of nippon motorola, ltd.
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer 2 _______________________________________________________________________________________ absolute maximum ratings electrical characteristics?ual supplies (v+ = +5v 10%, v- = -5v 10%, v ih = 2.4v, v il = 0.8v, t a = t min to t max , unless otherwise noted. typical values are at t a = +25 c.) (note 2) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. v+ to gnd .............................................................. -0.3v to +13v v- to gnd ............................................................... -13v to +0.3v v+ to v- ................................................................... -0.3v to +13v a_, en, latch, nlatch, no_, com_ (note 1) ............................................... (v- - 0.3v) to (v+ + 0.3v) continuous current (any terminal) .................................... 20ma peak current, no_, or com_ (pulsed at 1ms, 10% duty cycle max) ............................ 40ma continuous power dissipation (t a = +70 c) ssop (derate 8mw/ c above +70 c) ......................... 640mw wide so (derate 10mw/ c above +70 c) ................... 800mw plastic dip (derate 10.53mw/ c above +70 c) .......... 889mw operating temperature ranges max4598c_p ...................................................... 0 c to +70 c max4598e_p ................................................... -40 c to +85 c storage temperature range ............................. -65 c to +160 c lead temperature (soldering, 10sec) ............................. +300 c note 1: signals on no_, com_, en, latch, nlatch, or a_ exceeding v+ or v- are clamped by internal diodes. limit forward cur - rent to maximum current ratings i com_ = 1ma, v no_ = 3.0v, v+ = 4.5v, v- = -4.5v (note 3) v en = v a_ = v latch = v nlatch = v cal = v+ v no _ = 4.5v, v com_ = 4.5v, v+ = 5.5v, v- = -5.5v v com_ = 4.5v, v no_ = 4.5v, v+ = 5.5v, v- = -5.5v i com_ = 1ma; v no_ = -3v, 0, 3v; v+ = 4.5v, v- = -4.5v i com_ = 1ma, v no_ = 3.0v, v+ = 4.5v, v- = -4.5v v com_ = 4.5v, v no_ = 4.5v, v+ = 5.5v, v- = -5.5v conditions a -0.1 0.01 0.1 i ih input current with input voltage high v 1.4 0.8 v il input low voltage v 2.4 1.7 v ih input high voltage -10 10 na -0.2 0.01 0.2 i com(on) com on-leakage current (note 6) -10 10 45 75 r on on-resistance v v- v+ v com_ , v no_ analog signal range na -0.2 0.01 0.2 i com(off) com off-leakage current (note 6) -2 2 na -0.1 0.01 0.1 i no(off) no off-leakage current (note 6) 13 1 4 ? r on 6 on-resistance matching between channels (note 4) 7 10 r flat on-resistance flatness (note 5) unit min typ max symbol parameter t a = +25 c t a = +25 c t a = t min to t max t a = t min to t max t a = +25 c t a = t min to t max t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max 100 t a = t min to t max v en = v a_ = v latch = v nlatch = v cal = 0 a -0.1 0.01 0.1 i il input current with input voltage low switch logic inputs
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer _______________________________________________________________________________________ 3 electrical characteristics?ual supplies (continued) (v+ = +5v 10%, v- = -5v 10%, v ih = 2.4v, v il = 0.8v, t a = t min to t max , unless otherwise noted. typical values are at t a = +25 c.) (note 2) t a = +25 c t a = +25 c t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max t a = t min to t max t a = +25 c t a = t min to t max t a = +25 c t a = t min to t max t a = +25 c break-before-make interval (note 3) t open 4 10 ns 150 transition time t trans 65 100 ns enable turn-on time t on 55 90 ns 120 enable turn-off time t off 40 70 ns 100 gnd supply current -5 5 i gnd -1 0.001 1 a -5 5 charge injection (note 3) v cte 2 5 pc off-isolation (note 7) v iso -90 db logic input capacitance c in 3 pf com off-capacitance c com(off) 15 pf com on-capacitance c com(on) 26 pf setup time t s 30 70 ns 80 hold time t h -10 0 ns -10 c l = 1nf, v no_ = 0, figure 4 figure 2 v en = 0, f = 1mhz, figure 5 figure 1 figure 3 f = 1mhz figure 3 f = 1mhz, v en = v com_ = 0, figure 6 f = 1mhz, v en = 2.4v, v com_ = 0 v en = v a_ = v latch = v nlatch = 0 or v+, v+ = 5.5v, v- = -5.5v figure 7 v en = v a_ = v latch = v nlatch = 0 or v+, v+ = 5.5v, v- = -5.5v figure 7 parameter symbol min typ max unit power-supply range 2.7 6 v positive supply current i+ -1 0.001 1 a -5 5 negative supply current i- -1 0.001 1 a conditions t a = +25 c no off-capacitance c off 3 pf f = 1mhz, v en = v com_ = 0, figure 6 v en = v a_ = v latch = v nlatch = 0 or v+, v+ = 5.5v, v- = -5.5v crosstalk between channels (note 8) t a = +25 c v ct -80 db v en = 2.4v, f = 1mhz, v gen = 1vp-p, figure 5 supply dynamic latch timing (note 3)
conditions max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer 4 _______________________________________________________________________________________ v no_ = 3v, figure 1 v en = v a_ = v latch = v nlatch = 0 or v+, v+ = 5.5v i com_ = 1ma, v no_ = 3.0v, v+ = 4.5v (note 3) v en = v latch = v a_ = v nlatch = 0 v com_ = 4.5v, 1v; v no_ = 1v,4.5v; v+ = 5.5v v no_ = 4.5v, 1v; v com_ = 1v, 4.5v; v+ = 5.5v i com_ = 1ma, v no_ = 3.0v, v+ = 4.5v i com_ = 1ma; v no_ = 3v, 2v, 1v; v+ = 4.5v v com_ = 4.5v, v no_ = 4.5v, v+ = 5.5v conditions ns 115 160 t trans transition time -5 5 a -1 1 i+ positive supply current (note 3) v 2.7 12.0 power-supply range a -0.1 0.01 0.1 input current with input voltage low a -0.1 0.01 0.1 input current with input voltage high v 1.3 0.8 v il input low voltage v 2.4 1.6 v ih input high voltage na -10 10 -0.2 0.2 i com(on) com on-leakage current (notes 6, 9) 80 150 r on on-resistance v 0 v+ v no_ , v com_ analog signal range na -10 10 -0.2 0.2 i com(off) com off-leakage current (notes 6, 9) -2 2 na -0.1 0.1 i no(off) no off-leakage current (notes 6, 9) 200 2 8 ? r on 12 on-resistance matching between channels (notes 3, 4) 8 r flat on-resistance flatness unit min typ max symbol parameter figure 3 figure 2 figure 3 ns 85 140 t on enable turn-on time ns 4 10 t open 210 break-before-make interval 170 ns 60 100 t off enable turn-off time 120 t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max t a = +25 c t a = t min to t max t a = +25 c t a = t min to t max t a = +25 c t a = t min to t max t a = t min to t max t a = +25 c t a = +25 c t a = +25 c t a = +25 c t a = t min to t max t a = t min to t max t a = +25 c t a = t min to t max electrical characteristics?ingle +5v supply ( v+ = +5v 10%, v- = 0, v ih = 2.4v, v il = 0.8v, t a = t min to t max , unless otherwise noted. typical values are at t a = +25 c.) (note 2 ) v en = v latch = v a_ = v nlatch = v+ switch supply logic inputs (note 3) dynamic (note 3)
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer _______________________________________________________________________________________ 5 i com_ = 0.2ma, v no_ = 1.5v, v+ = 2.7v (note 3) v no1 = 1.5v, figure 3 v no1 = 1.5v, figure 3 figure 7 v no1 = 1.5v, v no8 = 0, figure 1 figure 7 conditions ns -10 0 t h hold time ns 45 80 t s setup time 220 500 r on on-resistance v 0 v+ analog signal range ns 120 180 t off enable turn-off time ns 160 250 t on enable turn-on time ns 200 310 t trans transition time 600 v 2.4 1.1 i ih input high voltage v 1.0 0.6 i il input low voltage unit min typ max symbol parameter t a = +25 c t a = +25 c t a = +25 c t a = +25 c t a = +25 c t a = t min to t max t a = +25 c conditions electrical characteristics?ingle +5v supply (continued) ( v+ = +5v 10%, v- = 0, v ih = 2.4v, v il = 0.8v, t a = t min to t max , unless otherwise noted. typical values are at t a = +25 c.) (note 2) electrical characteristics?ingle +3v supply (v+ = +2.7v to +3.6v, v- = 0, v ih = 2.4v, v il = 0.6v, t a = t min to t max , unless otherwise noted. typical values are at t a = +25 c.) conditions unit min typ max symbol parameter figure 7 figure 7 c l = 1nf, v no_ = 0, figure 4 -10 ns -10 0 t h hold time 80 ns 30 70 t s setup time pc 1 5 v cte charge injection conditions t a = +25 c t a = t min to t max t a = +25 c t a = +25 c t a = t min to t max note 2: the algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet. note 3: guaranteed by design. note 4: ? r on = r on(max) - r on(min) . note 5: flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range. note 6: leakage parameters are 100% tested at maximum-rated hot temperature and guaranteed by correlation at +25 c. note 7: off-isolation = 20log 10 (v com / v no ), v com = output, v no = input to off switch. note 8: between any two switches. note 9: leakage testing at single supply is guaranteed by testing with dual supplies. latch timing (note 3) conditions logic inputs (note 3) switch dynamic (note 3) latch timing (note 3) logic inputs (note 3) conditions
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer 6 _______________________________________________________________________________________ t ypical operating characteristics (t a = +25 c, unless otherwise noted.) 0 30 20 10 40 50 60 -5 -1 -2 -4 -3 0 1 2 3 4 5 on-resistance vs. v com and temperature (dual supplies) max4598-01 v com (v) r on ( w ) v+ = +5v v- = -5v t a = +85? t a = +25? t a = -40? t a = +70? 0 40 50 30 20 10 60 70 80 90 0 2.0 1.5 0.5 1.0 2.5 3.0 3.5 4.0 4.5 5.0 on-resistance vs. v com and temperature (single supply) max4598-02 v com (v) r on ( w ) v+ = +5v v- = 0 t a = +25? t a = -40? t a = +85? t a = +70? 30 110 90 70 50 130 150 170 190 0 2.0 1.5 0.5 1.0 2.5 3.0 3.5 4.0 4.5 5.0 on-resistance vs. v com (single supply) max4598-03 v com (v) r on ( w ) v+ = +2.7v v+ = +3v v+ = +5v 30 70 60 50 40 80 90 100 110 -5 -1 -2 -4 -3 0 1 2 3 4 5 on-resistance vs. v com (dual supplies) max4598-04 v com (v) r on ( w ) v+ = +2.7v v- = -2.7v v+ = +3v v- = -3v v+ = +5v v- = -5v 20 50 40 30 60 70 80 -40 0 25 70 85 turn-on/turn-off times vs. temperature max4598-07 temperature (?) t on , t off (ns) v+ = +5v v- = -5v t on t off 100n 10f -40 -20 0 20 40 60 80 100 120 leakage current vs. temperature 100f 1p max4598-05 temperature (?) leakage current (a) 10p 100p 10n 1n com (on) com (off) no (off) 1f 10p 100p 1p 100f 10f 1n 10n 100n 1000n -40 20 -20 0 40 60 80 100 120 140 supply current vs. temperature max4598-06 temperature (?) supply current (a) v+ = +5v v- = -5v i+ i- 0 80 60 20 40 100 120 140 2 3 4 5 turn-on/turn-off times vs. supply voltage (dual supplies) max4598-08 v+, v- (v) t on , t off (ns) t on t off
_______________ detailed description the max4598 can be configured as a single 8-channel or dual 4-channel multiplexer. in the single 8-to-1 multi - plexer configuration, coma connects to one of the eight inputs (no1 to no8), gnd, or v+ by the address inputs a0 to a2 (see truth table ). in the dual 4-to-1 multiplexer configuration, coma connects to one of the four inputs (no1, no3, no5, no7), gnd, or v+, and comb connects to one of the four inputs (no2, no4, no6, no8) or gnd by the address inputs a0 to a2 (see truth table ). the max4598 functions as a standard multiplexer when nlatch is high. when nlatch is low, the con - dition set by a0 to a3 is activated at the rising edge of latch. otherwise, the outputs remain at the previously set condition. __________ applications infor mation the max4598 construction is typical of most cmos analog switches. it has three supply pins: v+, v-, and gnd. the positive and negative power supplies are used to drive the internal cmos switches and set the limits of the analog voltage on any switch. reverse esd-protection diodes are internally connected be- tween each analog signal pin and v+ and v-. if the volt - age on any pin exceeds v+ or v- by 0.3v, one of the esd diodes starts to conduct. during normal operation these reverse-biased esd diodes leak, forming the only current drawn from v-. max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer _______________________________________________________________________________________ 7 -2 2 1 0 -1 4 3 5 6 -5 -1 -2 -4 -3 0 1 2 3 4 5 charge injection vs. v com max4598-10 v com (v) q (pc) v+ = +5v v- = -5v v+ = +5v v- = 0 t ypical operating characteristics (continued) (t a = +25 c, unless otherwise noted.) pin description positive supply voltage v+ 9 multiplexer output a coma 10 data-strobe mode select nlatch 11 latch input latch 12 multiplexer enable en 13 channel input 2 no2 5 channel input 3 no3 6 channel input 1 no1 7 negative supply voltage v- 8 channel input 4 no4 4 address bit 0 a0 3 pin address bit 1 a1 2 multiplexer output b comb 1 function name channel input 6 no6 16 channel input 8 no8 17 address bit 3 a3 18 address bit 2 a2 19 ground gnd 20 channel input 5 no5 14 channel input 7 no7 15 0 -90 0.1 10 100 1 1000 frequency response -70 -80 max4598-09 frequency (mhz) loss (db) -50 -60 -40 -30 -10 -20 180 -180 -100 -140 phase (?) -20 -60 20 60 140 100 off-isolation insertion loss on-phase
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer 8 _______________________________________________________________________________________ t r uth t able no7 x 0 no8 x 0 no1 x 1 no3 x 1 no5 x 1 no3 x 0 no4 x 0 no5 x 0 no6 x 0 no2 x 0 no1 x 0 a3 state is latched on the rising edge of latch x high-z x x coma latch v+ x 1 no8 x 1 high-z x 1 no7 x 1 gnd x 1 1 1 0 0 0 0 0 1 1 0 0 a2 x x 1 1 1 0 1 1 1 0 0 1 1 1 0 0 0 0 a1 x x 0 1 1 0 1 0 1 0 1 0 0 1 0 1 1 0 a0 x x 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 en 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 x nlatch 1 1 1 1 1 gnd gnd no2 no4 no6 gnd gnd gnd gnd gnd gnd state is latched on the rising edge of latch high-z comb gnd no8 high-z no8 gnd x = don? care virtually all the analog leakage current is through the esd diodes. although the esd diodes on a given sig - nal pin are identical, and therefore fairly well balanced, they are reverse-biased differently. each is biased by either v+ or v- and the analog signal. this means their leakage varies as the signal varies. the difference in the two diodes?leakage from the signal path to the v+ and v- pins constitutes the analog signal-path leakage current. all analog leakage current flows to the supply terminals, not to the other switch terminal. this explains how both sides of a given switch can show leakage currents of either the same or opposite polarity. there is no connection between the analog signal paths and gnd. the analog signal paths consist of an n-channel and a p-channel mosfet, with their sources and drains paralleled and their gates driven out of phase with v+ and v- by the logic-level translators. v+ and gnd power the internal logic and logic-level translators, and set the input logic thresholds. the logic-level translators convert the logic levels to switched v+ and v- signals to drive the analog switch gates. this drive signal is the only connection between the logic supplies and the analog supplies. all pins have esd protection to v+ and to v-. increasing v- has no effect on the logic-level thresh - olds, but it does increase the drive to the p-channel switches, reducing their on-resistance. v- also sets the negative limit of the analog signal voltage. the logic-level thresholds are cmos- and ttl-compat - ible when v+ is +5v. as v+ is raised, the threshold increases slightly; when v+ reaches +12v, the level threshold is about 3.2v, which is above the ttl output high-level minimum of 2.4v but still compatible with cmos outputs. bipolar-supply operation the max4598 operates with bipolar supplies between 2.7v and 6v. the v+ and v- supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 13v. do not connect the max4598 v+ pin to +3v and connect the logic-level input pins to ttl logic-level signals. ttl logic-level outputs can exceed the absolute maximum ratings, causing damage to the part and/or external circuits.
caution: the absolute maximum v+ to v- differential voltage is 13v. typical 6 volt?or ?2 volt?sup - plies with 10% tolerances can be as high as 13.2v from v+ to v-. this voltage can damage the max4598. even 5% tolerance supplies may have overshoot or noise spikes that exceed 13v. single-supply operation the max4598 operates from a single supply between +2.7v and +12v when v- is connected to gnd. all of the bipolar precautions must be observed. however, these parts are optimized for 5v operation, and most ac and dc characteristics are degraded significantly when departing from 5v. as the overall supply voltage (v+ to v-) is lowered, switching speed, on-resistance, off-isolation, and distortion are degraded (see typical operating characteristics ). single-supply operation also limits signal levels and interferes with grounded signals. when v- = 0, ac sig - nals are limited to -0.3v. voltages below -0.3v can be clipped by the internal esd-protection diodes, and the parts can be damaged if excessive current flows. power off when power to the max4598 is off (i.e., v+ = v- = 0), the absolute maximum ratings still apply: neither logic- level inputs on no_ nor signals on com_ can exceed 0.3v. voltages beyond 0.3v cause the internal esd- protection diodes to conduct, and the parts can be damaged if excessive current flows. max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer _______________________________________________________________________________________ 9 t est cir cuits/t iming diagrams 50% 50% t r < 20ns t f < 20ns v out v+ 0v v no1 0v v no8 logic input v en switch output v+ a1 a2 a0 +5v v out -5v gnd v+ v- en nlatch no1 no2?o7 no8 coma +3v 50 w max4598 300 w 35pf 90% 90% t trans t trans -3v latch a3 figure 1. transition time 50% 50% t open t r < 20ns t f < 20ns v out v+ 0v logic input v a switch output v com +5v v out -5v gnd v+ nlatch v- a0 a1 a2 en no1?o8 coma +3v 50 w max4598 300 w 35pf 90% 0v v a latch a3 figure 2. break-before-make interval
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer 10 ______________________________________________________________________________________ t est cir cuits/t iming diagrams (continued) 50% 50% t off t r < 20ns t f < 20ns v+ 0v 0v v en v out +5v v out -5v gnd v+ nlatch a1 v- a0 en latch a3 no1 no2?o8 coma +3v 50 w max4598 1k 35pf a2 90% 90% t on v en figure 3. enable switching time d v out v+ 0v logic input v en +5v v com -5v gnd v+ nlatch a1 v- a0 en coma max4598 c l 1nf v com no channel select r s v s off on on d v out is the measured voltage due to charge transfer error q when the channel turns off. q = ( d v out ) (c l ) a2 a3 v en figure 4. charge injection measurements are standardized against short at socket terminals. off-isolation is measured between com and ?ff?terminal on each switch. on loss is measured between com and ?n?terminal on each switch. notes: +5v v+ v+ v out gnd v- latch -5v 10nf v- a_ en nlatch no_ com_ v in max4598 off-isolation = 20log v out v in crosstalk = 20log v out v in network analyzer 50 w 50 w 50 w 50 w meas. ref 10nf figure 5. off-isolation/crosstalk
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer ______________________________________________________________________________________ 11 t est cir cuits/t iming diagrams (continued) gnd latch, en +5v -5v v+ nlatch a3 v- a2 a1 no8 max4598 a0 channel select no1 com_ 1mhz capacitance analyzer figure 6. no_/com_ capacitance latch v ih v il address note: timing measurement reference level is v ih - v il 2 t s t h 50% +5v -5v gnd v+ v- a1 a2 a3 en +3v com latch a0 max4598 no2 no1, no3?o8 nlatch figure 7. setup time, hold time transistor count: 287 substrate connected to v+ ____________________ chip t opography no8 no6 no7 no5 a0 a1 comb gnd a2 a3 0.104" (2.64mm) 0.092" (2.34mm) v- v+ no4 no2 no1 no3 coma latch en nlatch
max4598 low-v oltage, combination single-ended 8-to-1/dif fer ential 4-to-1 multiplexer maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________ maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 1998 maxim integrated products printed usa is a registered trademark of maxim integrated products. notes
e nglish ? ???? ? ??? ? ??? what's ne w p roducts solutions de sign ap p note s sup p ort buy comp any me mbe rs max4598 part number table notes: see the max4598 quickview data sheet for further information on this product family or download the max4598 full data sheet (pdf, 144kb). 1. other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 2. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 3. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming c onventions . 4. * some packages have variations, listed on the drawing. "pkgc ode/variation" tells which variation the product uses. 5. part number free sample buy direct package: type pins size drawing code/var * temp rohs/lead-free? materials analysis max4598c /d rohs/lead-free: no max4598c pp pdip;20 pin;.300" dwg: 21-0043d (pdf) use pkgcode/variation: p20-4 * 0c to +70c rohs/lead-free: no materials analysis max4598epp pdip;20 pin;.300" dwg: 21-0043d (pdf) use pkgcode/variation: p20-4 * -40c to +85c rohs/lead-free: no materials analysis max4598c wp-t 0c to +70c rohs/lead-free: no max4598c wp soic ;20 pin;.300" dwg: 21-0042b (pdf) use pkgcode/variation: w20-1 * 0c to +70c rohs/lead-free: no materials analysis max4598ewp-t soic ;20 pin;.300" dwg: 21-0042b (pdf) use pkgcode/variation: w20-1 * -40c to +85c rohs/lead-free: no materials analysis max4598ewp soic ;20 pin;.300" dwg: 21-0042b (pdf) use pkgcode/variation: w20-1 * -40c to +85c rohs/lead-free: no materials analysis
max4598c ap+ ssop;20 pin;.209" dwg: 21-0056c (pdf) use pkgcode/variation: a20+5 * 0c to +70c rohs/lead-free: yes materials analysis max4598c ap+t 0c to +70c rohs/lead-free: yes max4598eap+ ssop;20 pin;.209" dwg: 21-0056c (pdf) use pkgcode/variation: a20+5 * -40c to +85c rohs/lead-free: yes materials analysis max4598eap+t -40c to +85c rohs/lead-free: yes max4598c ap-t ssop;20 pin;.209" dwg: 21-0056c (pdf) use pkgcode/variation: a20-5 * 0c to +70c rohs/lead-free: no materials analysis max4598c ap ssop;20 pin;.209" dwg: 21-0056c (pdf) use pkgcode/variation: a20-5 * 0c to +70c rohs/lead-free: no materials analysis max4598eap ssop;20 pin;.209" dwg: 21-0056c (pdf) use pkgcode/variation: a20-5 * -40c to +85c rohs/lead-free: no materials analysis max4598eap-t ssop;20 pin;.209" dwg: 21-0056c (pdf) use pkgcode/variation: a20-5 * -40c to +85c rohs/lead-free: no materials analysis didn't find what you need? c ontac t us: send us an email c opyright 2 0 0 7 by m axim i ntegrated p roduc ts , dallas semic onduc tor ? legal n otic es ? p rivac y p olic y

▲Up To Search▲

Price & Availability of MAX4598CAPT

	To Download MAX4598CAPT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .